

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/002,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICEPage 2  
Dkt: 303.350/JS1

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/002,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICEE3 12. [Amended] The transistor of claim [11] 28, wherein materials comprising at least one of

the floating gate and the insulator are selected to have an electron affinity causing the barrier energy to be selected at less than approximately 3.3 eV.

E4 16. [Four times amended] The transistor of claim 28, wherein:the insulator comprises a material that has a larger electron affinity than silicon dioxide;the floating gate comprises polycrystalline or microcrystalline silicon carbide;the barrier energy is less than approximately 2.0 eV; and

an area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

E5 18. [Three times amended] A transistor comprising:

a source region;

a drain region;

a channel region between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and [wherein] a barrier energy between the floating gate and the insulator [is] being less than approximately [3.3] 2.0 eV;

a control electrode, separated from the floating gate by an intergate dielectric; and

wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

E6 28. [Amended] A transistor comprising:

a source region;

a drain region;

a channel region between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/002,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICEPage 3  
Dkt: 303.356US1

com  
E6  
a control electrode, separated from the floating gate by an intergate dielectric; and  
wherein the intergate dielectric has a permittivity that is higher than a permittivity of  
silicon dioxide.

29 [Three Times Amended] A memory cell comprising:  
a storage electrode comprising a material that has a smaller electron affinity than  
polycrystalline silicon to store charge;

E7  
an insulator adjacent to the storage electrode, wherein a barrier energy between the  
insulator and the storage electrode is less than approximately 3.3 eV;  
a control electrode separated from the storage electrode by an intergate dielectric; and  
wherein the intergate dielectric has a permittivity that is higher than a permittivity of  
silicon dioxide.

32 [Twice Amended] A memory device comprising:  
a plurality of memory cells, wherein each memory cell includes a transistor comprising:  
a source region;

E8  
a drain region;  
a channel region between the source and drain regions;  
a floating gate separated from the channel region by an insulator, the floating gate  
comprising a material that has a smaller electron affinity than polycrystalline silicon and  
a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;  
and

a control gate located adjacent to the floating gate and separated therefrom by an  
integate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

**AMENDMENT AND RESPONSE UNDER 37 CFR 5.1.116**

Serial Number: 08/902,133

Filing Date: July 29, 1997

**Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE**

Page 4  
Dkt: 303 356US1

34. [Amended] The memory device of claim [33] ~~22~~ wherein materials comprising at least one of the floating gate and the insulator in each transistor are selected to have an electron affinity causing the barrier energy to be less than approximately 3.3 eV.

36. [Amended] The memory device of claim [33] wherein the floating gate of each transistor is isolated from conductors and semiconductors.

37. [Amended] The memory device of claim [33] ~~32~~ wherein the insulator in each transistor comprises a material that has a larger electron affinity than silicon dioxide.

39. [Twice amended] The memory device of claim 38 wherein:  
the insulator comprises a material that has a larger electron affinity than silicon dioxide;  
the floating gate comprises polycrystalline or microcrystalline silicon carbide;  
the barrier energy is less than approximately 2.0 eV; and  
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region of each transistor.

[Amended] The transistor of claim 19 wherein:  
the insulator comprises a material that has a larger electron affinity than silicon dioxide;  
[the floating gate comprises a material that has a smaller electron affinity than

an area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region[; and

the barrier energy is less than approximately 2.0 eV].

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116  
Serial Number: 08/902,133  
Filing Date: July 29, 1997  
Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 5  
Dkt. 303.356US1

10  
42. [Amended] The memory cell of claim 20, further comprising:  
a source region in a substrate;  
a drain region in the substrate;  
a channel region in the substrate between the source region and the drain region; and  
wherein:  
the storage electrode comprises polycrystalline or microcrystalline silicon carbide;  
[an] the insulator is between the storage electrode and the channel region, the  
insulator comprising a material that has a larger electron affinity than silicon dioxide, [and a] and  
the barrier energy [between the insulator and the storage electrode being] is less than  
approximately [3.3] 2.0 eV; and  
[wherein the storage electrode comprises a material that has a smaller electron  
affinity than polycrystalline silicon; and  
[wherein] an area of a capacitor formed by the control electrode, the storage  
electrode, and the intergate dielectric is larger than an area of a capacitor formed by the storage  
electrode, the insulator, and the channel region.

cont.

E1228.

43. [Amended] A transistor comprising:  
a source region in a substrate;  
a drain region in the substrate;  
a channel region in the substrate between the source region and the drain region;  
an insulator comprising a material that has a larger electron affinity than silicon dioxide;  
a floating gate separated from the channel region by the insulator, the floating gate  
comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier  
energy between the floating gate and the insulator being less than approximately 3.3 eV; and  
a control gate, separated from the floating gate by an intergate dielectric, the intergate  
dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICEPage 6  
Dkt: 303.356(151)

29. 41. [Amended] The transistor of claim 41 wherein:

the insulator comprises amorphous silicon carbide;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the barrier energy is less than approximately 2.0 eV.

32. 41.

[Amended] A transistor comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;

a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

E13

33. 41.

[Amended] The transistor of claim 41 wherein:

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

and

the barrier energy is less than approximately 2.0 eV.

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICEPage 7  
Dkr. 303.356US1

34.

49. [Amended] A transistor comprising:  
 a source region in a substrate;  
 a drain region in the substrate;  
 a channel region in the substrate between the source region and the drain region;  
 an insulator comprising a material that has a larger electron affinity than silicon dioxide;  
 a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; [and]  
 a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide[.]; and  
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

35.

34.

cont.

50. [Amended] The transistor of claim 49 wherein:

the insulator comprises amorphous silicon carbide;  
the [a] barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV; and

the floating gate comprises polycrystalline or microcrystalline silicon carbide. [a material that has a smaller electron affinity than polycrystalline silicon; and  
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.]

36.

51. [Amended] A transistor comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICEPage 8  
Dkt. 303.356US1

comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

37  
58.

[Amended] The transistor of claim 51 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

cont. 38

E13

[Amended] A transistor comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116  
Serial Number: 08/902,133  
Filing Date: July 29, 1997Page 9  
Dkt: 303.356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

39.

54. [Amended] The transistor of claim 58 wherein:

[a barrier energy between the floating gate and the insulator is less than approximately 3.3 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide; and

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide.

40.

55. [Amended] A memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

an insulator comprising a material that has a larger electron affinity than silicon dioxide;

a floating gate separated from the channel region by the insulator, the floating gatecomprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; andE13  
Cont. a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

41.

56. [Amended] The memory cell of claim 55 wherein:

the insulator comprises amorphous silicon carbide;

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116  
Serial Number: 08/902,133Page 10  
Dkt 303,356US1Filing Date: July 29, 1997  
Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

42.

57. [Amended] A memory cell comprising:  
a source region in a substrate;  
a drain region in the substrate;  
a channel region in the substrate between the source region and the drain region;  
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and  
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

49.

58. [Amended] The memory cell of claim 57 wherein:  
the floating gate comprises polycrystalline or microcrystalline silicon carbide;  
[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

cont.

E13  
and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

44.

59. [Amended] A memory cell comprising:  
a source region in a substrate;  
a drain region in the substrate;  
a channel region in the substrate between the source region and the drain region;  
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;  
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/912,133

Filing Date: July 29, 1997

Page 11  
Dkt. 303.356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

45. 60. [Amended] The memory cell of claim 59 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide; and

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide.

cont. 46.

E13

61. [Amended] A memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate

comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately [3.3] 2.0 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

47.

62. [Amended] The memory cell of claim 61 wherein:

[the barrier energy is less than approximately 2.0 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 12  
Dkt: 303.356US1

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

48

63. [Amended] A memory device comprising:  
a plurality of memory cells, each memory cell comprising:  
a source region in a substrate;  
a drain region in the substrate;  
a channel region in the substrate between the source region and the drain region;  
an insulator comprising a material that has a larger electron affinity than silicon dioxide;  
a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and  
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

cont.

E13 49

64. [Amended] The memory device of claim 63 wherein:  
the insulator comprises amorphous silicon carbide;  
[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;  
the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;  
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and  
the memory device further comprises:  
a row decoder;  
a column decoder;  
a command and control circuit;

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICEPage 13  
Dkt: 303.356US1

a voltage control circuit; and  
 wherein the memory cells are arranged in an array.

50. [Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

cont.

E13

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and  
 a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

51. [Twice amended] The memory device of claim 60, wherein:

the barrier energy [between the floating gate and the insulator] is less than approximately 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

E14

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116  
Serial Number: 08/902,133Page 14  
Dkt: 303,356US1Filing Date: July 29, 1997  
Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

52.

67. [Amended] A memory device comprising:  
a plurality of memory cells, each memory cell comprising:  
a source region in a substrate;  
a drain region in the substrate;  
a channel region in the substrate between the source region and the drain region;  
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV; and  
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

cont.

E14

68. [Twice amended] The memory device of claim 67 wherein:  
the floating gate comprises polycrystalline or microcrystalline silicon carbide;  
[a barrier energy between the floating gate and the insulator is less than approximately 3.3 eV;]  
the insulator comprises a material that has a larger electron affinity than silicon dioxide;  
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

E15

the memory device further comprises:  
a row decoder;  
a column decoder;  
a command and control circuit;  
a voltage control circuit; and  
wherein the memory cells are arranged in an array.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116  
Serial Number: 08/902,133Page 15  
Dkt: 303.356US1

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

54.

[Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

55.

[Twice amended] The memory device of claim 54 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

E17 and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

## AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 16  
Dkt. 303.356US160  
76.

[Amended] The memory device of claim 56 wherein:

the barrier energy is less than approximately 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherinc the memory cells are arranged in an array.

E 16  
18.

[Amended] A memory device comprising:

a plurality of memory cells, wherein each memory cell includes a transistor comprising:

a source region;

a drain region;

a channel region between the source and drain regions;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the floating gate being capacitively separated from the channel region to provide transconductance gain; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116  
Serial Number: 08/902,133  
Filing Date: July 29, 1997Page 17  
Dkt 303,356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

620

7. [Amended] The memory device of claim 7 wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide [and has a smaller electron affinity than polycrystalline silicon];

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate

cont.

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

E18

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.